### CS 677: Parallel Programming for Many-core Processors Lecture 6

Instructor: Philippos Mordohai Webpage: www.cs.stevens.edu/~mordohai E-mail: Philippos.Mordohai@stevens.edu

### Overview

- Parallel Patterns: Convolution
  - Constant memory
  - Cache
- Parallel Patterns: Reduction Trees
- Parallel Patterns: Parallel Prefix Sum (Scan)

### Convolution, Constant Memory and Constant Caching

© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al University of Illinois, 2007-2011

### Convolution

- Array operation where each output is a weighted sum of a collection of neighboring input elements
- Weights are defined in a *mask array* a.k.a. *convolution kernel*

### **1D** Convolution



### **1D** Convolution



### **1D Convolution - Boundary Condition**



### Simple Kernel

\_\_global\_\_ void convolution\_1d\_basic(float \*N, float \*M, float \*M, float \*M,

int i = blockIdx.x\*blockDIm.x+threadIdx.x;

```
float Pvalue = 0;
int N_start = i-(mask_width/2);
for( int j=0; j< mask_width; j++){
        if(N_start +j >=0 && N_start+j < width){
        Pvalue += N[N_start+j]*M[j];
        }
}
P[i] = Pvalue;
```

}



© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al University of Illinois, 2007-2011



© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al University of Illinois, 2007-2011

### Access Pattern for M

- M is referred to as mask (a.k.a. kernel, filter, etc.)
  - Elements of M are called mask (kernel, filter) coefficients
- Calculation of all output P elements need M
- M is not changed during kernel
- Bonus M elements are accessed in the same order when calculating all P elements
- M is a good candidate for Constant Memory

### How to Use Constant Memory

- Host code allocates, initializes variables the same way as any other variables that need to be copied to the device
- Use cudaMemcpyToSymbol(dest,src,size) to copy the variable into the device memory

   Declare \_\_const\_\_ float M[MASK\_WIDTH]first
- This copy function tells the device that the variable will not be modified by the kernel and can be safely cached

### Kernel using Constant Memory

```
__global___void convolution_1d_basic(float *N,
float *P, int mask_width, int width){
```

int i = blockIdx.x\*blockDIm.x+threadIdx.x;

### **Using Shared Memory**

- Elements of the input vector are used in multiple computations
- Opportunity to use shared memory
- Shared memory tile must be larger than mask!

### **Using Shared Memory**

N\_ds in shared memory contains 8 elements





Mask\_Width is 5

 For Mask\_Width = 5, we load 8+5-1 = 12 elements (12 memory loads)

© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al University of Illinois, 2007-2012

### Each Output uses 5 Input Elements

N\_ds



- P[8] uses N[6], N[7], N[8], N[9], N[10]
- P[9] uses N[7], N[8], N[9], N[10], N[11]
- P[10] uses N[8], N[9], N[10], N[11], N[12]
- ..
- P[14] uses N[12], N[13], N[14], N[15], N[16]
- P[15] uses N[13], N[14], N[15], N[16], N[17]

### **Benefits from Tiling**

- (8+5-1)=12 elements loaded
- 8\*5 global memory accesses replaced by shared memory accesses
- This gives a bandwidth reduction of 40/12=3.3

### **Benefits from Tiling**

- Tile\_Width + Mask\_Width -1 elements loaded
- Tile\_Width \* Mask\_Width global memory accesses replaced by shared memory access
- This gives a reduction of bandwidth by

#### (Tile\_Width \*Mask\_Width)/(Tile\_Width+Mask\_Width-1)

### Another Way to Look at Reuse

N\_ds



- N[6] is used by P[8] (1X)
- N[7] is used by P[8], P[9] (2X)
- N[8] is used by P[8], P[9], P[10] (3X)
- N[9] is used by P[8], P[9], P[10], P[11] (4X)
- N[10] is used by P[8], P[9], P[10], P[11], P[12] (5X)
- ... (5X)
- N[14] is uses by P[12], P[13], P[14], P[15] (4X)
- N[15] is used by P[13], P[14], P[15] (3X)

### Another Way to Look at Reuse

 The total number of global memory accesses (to the (8+5-1)=12 N elements) replaced by shared memory accesses is

1 + 2 + 3 + 4 + 5 \* (8-5+1) + 4 + 3 + 2 + 1= 10 + 20 + 10 = 40 So the reduction is 40/12 = 3.3

### **Ghost Elements**

- For a boundary tile, we load Tile\_Width + (Mask\_Width-1)/2 elements
  - 10 in our example of Tile\_Width =8 and Mask\_Width=5
- Computing boundary elements does not access global memory for ghost cells
  - Total accesses is 3 + 4 + 6\*5 = 37 accesses

#### The reduction is 37/10 = 3.7

### In General for 1D

 The total number of global memory accesses to the (Tile\_Width+Mask\_Width-1) N elements replaced by shared memory accesses is

1 + 2 + ... + Mask\_Width-1+ Mask\_Width \* (Tile\_Width - Mask\_Width+1) + Mask\_Width-1+... + 2 + 1

= (Mask\_Width-1) \*Mask\_Width+ Mask\_Width\*(Tile\_Width-Mask\_Width+1)

= Mask\_Width\*(Tile\_Width)

### Bandwidth Reduction in 1D

#### • The reduction is

Mask\_Width \* (Tile\_Width)/(Tile\_Width+Mask\_Size-1)

Tile_Width	16	32	64	128	256
Reduction Mask_Width = 5	4.0	4.4	4.7	4.9	4.9
Reduction Mask_Width = 9	6.0	7.2	8.0	8.5	8.7

© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al University of Illinois, 2007-2012

### 2D Output Tiling and Indexing

- Use a thread block to calculate a tile of P
  - Each output tile is of TILE\_SIZE for both x and y



col\_o = blockIdx.x \* TILE\_WIDTH + tx;

© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al University of Illinois, 2007-2012

### Halo Elements



© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al University of Illinois, 2007-2012

### 8x8 Output Tile

- 12X12=144 N elements need to be loaded into shared memory
- The calculation of each P element needs to access 25 N elements
- 8X8X25 = 1600 global memory accesses are converted into shared memory accesses
- A reduction of 1600/144 = 11X

### In General for 2D

- (Tile\_Width+Mask\_Width-1)<sup>2</sup> N elements need to be loaded into shared memory
- The calculation of each P element needs to access Mask\_Width<sup>2</sup> N elements
- Tile\_Width<sup>2</sup> \* Mask\_Width<sup>2</sup> global memory accesses are converted into shared memory accesses
- The reduction is

Tile\_Width<sup>2</sup> \* Mask\_Width<sup>2</sup> / (Tile\_Width+Mask\_Width-1)<sup>2</sup>

### Bandwidth Reduction in 2D

• The reduction is

Tile\_Width<sup>2</sup> \* Mask\_Width<sup>2</sup> / (Tile\_Width+Mask\_Width-1)<sup>2</sup>

Tile_Width	8	16	32	64
Reduction Mask_Width = 5	11.1	16	19.7	22.1
Reduction Mask_Width = 9	20.3	36	51.8	64

© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al University of Illinois, 2007-2012

## Programmer View of CUDA Memories (Review)

- Each thread can:
  - Read/write per-thread registers (~1 cycle)
  - Read/write per-block shared memory (~5 cycles)
  - Read/write per-grid global memory (~500 cycles)
  - Read/only per-grid constant memory (~5 cycles with caching)



### **Memory Hierarchies**

- If every time we needed a piece of data, we had to go to main memory to get it, computers would take a lot longer to do anything
- On today's processors, main memory accesses take hundreds of cycles
- One solution: Caches

### Cache

 In order to keep cache fast, it needs to be small, so we cannot fit the entire data set in it



 $\ensuremath{\mathbb O}$  David Kirk/NVIDIA and Wen-mei Hwu, Barcelona, Spain,July 18-22 2011

### Cache

- Cache is unit of volatile memory storage
- A cache is an "array" of cache lines
- Cache line can usually hold data from several consecutive memory addresses
- When data is requested from memory, an entire cache line is loaded into the cache, in an attempt to reduce main memory requests

### Caches

Some definitions:

- Spatial locality: is when the data elements stored in consecutive memory locations are access consecutively
- Temporal locality: is when the same data element is accessed multiple times in short period of time
- Both spatial locality and temporal locality improve the performance of caches

### Scratchpad vs. Cache

- Scratchpad (shared memory in CUDA) is another type of temporary storage used to relieve main memory contention.
- In terms of distance from the processor, scratchpad is similar to L1 cache.
- Unlike cache, scratchpad does not necessarily hold a copy of data that is in main memory
- It requires explicit data transfer instructions, whereas cache does not

### Cache Coherence Protocol

• A mechanism for caches to propagate updates by their local processor to other caches (processors)



© David Kirk/NVIDIA and Wen-mei Hwu, Barcelona, Spain,July 18-22 2011

# CPU and GPU have different caching philosophy

- CPU L1 caches are usually coherent
  - L1 is also replicated for each core
  - Even data that will be changed can be cached in L1
  - Updates to local cache copy invalidate (or less commonly update) copies in other caches
  - Expensive in terms of hardware and disruption of services (cleaning bathrooms at airports..)
- GPU L1 caches are usually incoherent – Avoid caching data that will be modified
### GPU Cache Coherence

- Current CUDA implementation:
  - Provides coherence by disabling L1 cache after writes
  - There is room for improvement
- Custom implementations
  - Temporal coherence: invalidates cache using synchronized counters without message passing
  - Stall writes to cache blocks until they have been invalidated in other caches

### More on Constant Caching

Each SM has its own L1 Grid cache Low latency, high bandwidth **Block (0, 0) Block (1, 0)** access by all threads However, there is no Shared Memory/L1 cache Shared Memory/L1 cache way for threads in Registers Registers Registers Registers one SM to update the L1 cache in other Thread (0, 0) Thread (1, 0) Thread (0, 0) Thread (1, 0) SMs **Global Memory** Host No L1 cache coherence **Constant Memory** 

This is not a problem if a variable is NOT modified by a kernel.

#### **Reduction Trees**

© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois, 2007-2011

#### Partition and Summarize

- A commonly used strategy for processing large input data sets
  - There is no required order of processing elements in a data set (associative and commutative)
  - Partition the data set into smaller chunks
  - Have each thread to process a chunk
  - Use a reduction tree to summarize the results from each chunk into the final answer
- We will focus on the reduction tree step for now
- Google and Hadoop MapReduce frameworks are examples of this pattern

# Reduction enables other techniques

- Reduction is also needed to clean up after some commonly used parallelizing transformations
- Privatization
  - Multiple threads write into an output location
  - Replicate the output location so that each thread has a private output location
  - Use a reduction tree to combine the values of private locations into the original output location

## What is a reduction computation

- Summarize a set of input values into one value using a "reduction operation"
  - Max
  - Min
  - Sum
  - Product
  - Often with user defined reduction operation function as long as the operation
    - Is associative and commutative
    - Has a well-defined identity value (e.g., 0 for sum)

# A sequential reduction algorithm performs N operations - O(N)

- Initialize the result as an identity value for the reduction operation
  - Smallest possible value for max reduction
  - Largest possible value for min reduction
  - 0 for sum reduction
  - 1 for product reduction
- Scan through the input and perform the reduction operation between the result value and the current input value

# A parallel reduction tree algorithm performs N-1 Operations in log(N) steps



# A tournament is a reduction tree with "max" operation



### A Quick Analysis

- For N input values, the reduction tree performs
  - -(1/2)N + (1/4)N + (1/8)N + ... (1/N) = (1-(1/N))N = N-1 operations
  - In Log (N) steps 1,000,000 input values take 20 steps
    - Assuming that we have enough execution resources
  - Average Parallelism (N-1)/Log(N))
    - For N = 1,000,000, average parallelism is 50,000
    - However, peak resource requirement is 500,000!
- This is a work-efficient parallel algorithm
  - The amount of work done is comparable to sequential
  - Many parallel algorithms are not work efficient

## A Sum Reduction Example

- Parallel implementation:
  - Recursively halve # of threads, add two values per thread in each step
  - Takes log(n) steps for n elements, requires n/2 threads
  - Assume an in-place reduction using shared memory
    - The original vector is in device global memory
    - The shared memory is used to hold a partial sum vector
    - Each step brings the partial sum vector closer to the sum
    - The final sum will be in element 0
    - Reduces global memory traffic due to partial sum values

### Some Observations

- In each iteration, two control flow paths will be sequentially traversed for each warp
  - Threads that perform addition and threads that do not
  - Threads that do not perform addition still consume execution resources
- No more than half of threads will be executing after the first step
  - All odd index threads are disabled after first step
  - After the 5<sup>th</sup> step, entire warps in each block will fail the if test, poor resource utilization but no divergence.
    - This can go on for a while, up to 5 more steps (1024/32=16= 2<sup>5</sup>), where each active warp only has one productive thread until all warps in a block retire

### **Thread Index Usage Matters**

- In some algorithms, one can shift the index usage to improve the divergence behavior
  - Commutative and associative operators
- Example given an array of values, "reduce" them to a single value in parallel
  - Sum reduction: sum of all values in the array
  - Max reduction: maximum of all values in the array

#### A Better Strategy

- Always compact the partial sums into the first locations in the partialSum[] array
- Keep the active threads consecutive

# An Example of 16 threads

Thread 0 Thread 1 Thread 2



#### A Better Reduction Kernel

#### A Quick Analysis

- For a 1024 thread block
  - No divergence in the first 5 steps
  - 1024, 512, 256, 128, 64, 32 consecutive threads are active in each step
  - The final 5 steps will still have divergence

#### Parallel Algorithm Overhead

\_shared\_\_\_ float partialSum[2\*BLOCK\_SIZE];

#### Parallel Algorithm Overhead

\_shared\_\_\_float partialSum[2\*BLOCK\_SIZE];

#### Parallel Execution Overhead

- Although the number of "operations" is N, each operation involves much more complex address calculation and intermediate result manipulation
- If the parallel code is executed on a singlethread hardware, it would be significantly slower than the code based on the original sequential algorithm

#### Parallel Prefix Sum (Scan)

© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois, 2007-2011

# Objective

- Prefix Sum (Scan) algorithms
  - frequently used for parallel work assignment and resource allocation
  - A key primitive in many parallel algorithms to covert serial computation into parallel computation
  - Based on reduction tree and reverse reduction tree
- Additional reading -Mark Harris, Parallel Prefix Sum with CUDA

#### (Inclusive) Prefix-Sum (Scan) Definition

**Definition:** The all-prefix-sums operation takes a binary associative operator  $\oplus$ , and an array of n elements  $[x_0, x_1, ..., x_{n-1}],$ 

and returns the array

$$[x_0, (x_0 \oplus x_1), ..., (x_0 \oplus x_1 \oplus ... \oplus x_{n-1})].$$

**Example:** If  $\oplus$  is addition, then the all-prefix-sums operation on the array [3 1 7 0 4 1 6 3], would return [3 4 11 11 15 16 22 25].

#### A Inclusive Scan Application Example

- Assume that we have a 100-inch sausage to feed 10 people
- We know how much each person wants in inches
   [3 5 2 7 284 30 8 1]
- How do we cut the sausage quickly?
- How much will be left
- Method 1: cut the sections sequentially: 3 inches first, 5 inches second, 2 inches third, etc.
- Method 2: calculate Prefix scan

   [3, 8, 10, 17, 45, 49, 52, 52, 60, 61] (39 inches left)

#### A Inclusive Sequential Prefix-Sum

Given a sequence Calculate output

$$[X_0, X_1, X_2, \dots]$$
$$[Y_0, Y_1, Y_2, \dots]$$

Such that

$$y_0 = x_0$$
  
 $y_1 = x_0 + x_1$   
 $y_2 = x_0 + x_1 + x_2$ 

Using a recursive definition

$$y_i = y_{i-1} + x_i$$

© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois, 2007-2011

#### A Work Efficient C Implementation

#### Computationally efficient: N additions needed for N elements - O(N)

#### A Naïve Inclusive Parallel Scan

- Assign one thread to calculate each y element
- Have every thread to add up all x elements needed for the y element

$$y_0 = x_0$$
  
 $y_1 = x_0 + x_1$   
 $y_2 = x_0 + x_1 + x_2$ 

• After the i<sup>th</sup> iteration y<sub>i</sub> contains its final value

#### Simple Inclusive Parallel Scan

\_\_global\_\_ void work\_inefficient\_scan\_kernel(float \*X, float \*Y, int InputSize)

\_\_\_\_\_shared\_\_\_\_float XY[SECTION\_SIZE];

© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois, 2007-2011

{

#### Simple Inclusive Parallel Scan



# Work Efficiency Considerations

- Total amount of work: ∑(N-stride) for stride=1, 2, 4, ..., N/2
  - Total logN terms
- Total amount of work: NlogN (N-1)
- Sequential code: N-1
- For 1024 elements, GPU code performs 9 times more operations

"Parallel programming is easy as long as you do not care about performance."

#### Let's Look at the Reduction Tree Again



## Work-Efficient Parallel Scans

- Reuse intermediate results
- Distribute them to different threads
- Reduction tree can generate sum of N numbers in logN steps
- Also generates number of useful sub-sums
- Two step algorithm
  - Reduction scan
  - Partial sum distribution using reverse tree

#### **Reduction Scan Step**



ECE408/CS483/ECE498al, University of Illinois, 2007-2011

#### **Reduction Scan Step**

Time

- First step: modify elements at odd indexes
- Second step: modify elements at 4n-1
- Third step: modify elements at 8n-1
- ...
- Total ops: N/2+N/4+... = N-1





#### Reduction Scan Step: Simple Kernel

#### Reduction Scan Step: Less Divergent Kernel

Uses consecutive threads for computation
#### **Inclusive Post Scan Step**



# Inclusive Post Scan Step

- After reduction, XY[2<sup>n</sup>-1] contain final values
- Largest gap between middle and last elements of input
  - Assume N is power of 2
- Need one addition to produce final value at the midpoint of this gap
- In the next step, largest gap between final values is half the previous gap, etc.



© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois, 2007-2011



© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois, 2007-2011

### Post Scan Step: Kernel

```
for(int stride=SECTION_SIZE/4; stride > 0;
    stride /=2){
    ____syncthreads();
    int index = (threadIdx.x+1)*2*stride-1;
    if(index+stride < SECTION_SIZE){
        XY[index+stride] += XY[index];
    }
}
____syncthreads();
Y[i] = XY[threadIdx.x];
```

At each iteration, push the value from a position in XY that is a multiple of stride -1 to a position that is stride away

## **Efficiency Analysis**

- Total operations for post scan step: N/2+N/4+...+4+2-1 < N-2</li>
- Grand total: 2N-3
- Compared to:
  - N-1 for sequential implementation
  - NlogN for naïve parallel implementation

#### (Exclusive) Prefix-Sum (Scan) Definition

**Definition:** The all-prefix-sums operation takes a binary associative operator  $\oplus$ , and an array of n elements

 $[a_0, a_1, \ldots, a_{n-1}],$ 

and returns the array

$$[0, a_0, (a_0 \oplus a_1), \dots, (a_0 \oplus a_1 \oplus \dots \oplus a_{n-2})].$$

**Example:** If  $\oplus$  is addition, then the all-prefix-sums operation onthe array $[3\ 1\ 7\ 0\ 4\ 1\ 6\ 3],$ would return $[0\ 3\ 4\ 11\ 11\ 15\ 16\ 22].$ 

### Why Exclusive Scan

- To find the beginning address of allocated buffers
- Inclusive and Exclusive scans can be easily derived from each other; it is a matter of convenience

Exclusive [0 3 4 11 11 15 16 22]

Inclusive [3 4 11 11 15 16 22 25]

## **Applications of Scan**

- Scan is a simple and useful parallel building block for many parallel algorithms:
  - Radix sort
  - Quicksort
  - String comparison
  - Lexical analysis
  - Stream compaction
  - Run-length encoding

- Polynomial evaluation
- Solving recurrences
- Tree operations
- Histograms
- Allocation
- Etc.
- Scan is unnecessary in sequential computing!

## **Other Applications**

- Assigning camp slots
- Assigning farmer market space
- Allocating memory to parallel threads
- Allocating memory buffer for communication channels